#### Search Results -

Terms	Documents
L2 or L4	54

US Pre-Grant Publication Full-Text Database US Patents Full-Text Database US OCR Full-Text Database

Database:

EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L5			E	Refine Search
, red 1 1 to 1 1 to 1 1 t			v	
	Recall Text 👄	Cléar I		Interrupt

# **Search History**

DATE: Monday, September 27, 2004 Printable Copy Create Case

Set Nam	<u>ne Query</u>	<b>Hit Count</b>	Set Name
side by sid	le		result set
DB=P	PGPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L5</u>	12 or L4	54	<u>L5</u>
<u>L4</u>	L3 same (compar\$3 near10 monitor\$3)	36	<u>L4</u>
<u>L3</u>	generat\$3 same trigger same output same condition	11207	<u>L3</u>
<u>L2</u>	compar\$3 same (trigger adj1 condition) same bus	20	<u>L2</u>
<u>L1</u>	compar\$3 near5 (trigger adj1 condition) near10 bus	2	<u>L1</u>

# Search Results -

Terms	Documents
L5	0

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

L6

Refine Search
Refine Search


# **Search History**

# DATE: Monday, September 27, 2004 Printable Copy Create Case

Set Name side by side		<b>Hit Count</b>	Set Name result set
DB=EL	PAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		-
<u>L6</u>	L5	0	<u>L6</u>
DB=PC	GPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L5</u>	12 or L4	54	<u>L5</u>
<u>L4</u>	L3 same (compar\$3 near10 monitor\$3)	36	<u>L4</u>
<u>L3</u>	generat\$3 same trigger same output same condition	11207	<u>L3</u>
<u>L2</u>	compar\$3 same (trigger adj1 condition) same bus	20	<u>L2</u>
<u>L1</u>	compar\$3 near5 (trigger adj1 condition) near10 bus	2	L1

#### Search Results -

Terms	Documents
(345/10  345/700  717/128  717/129  710/100  710/52  712/33  712/35  713/502  714/47  714/30  714/25  714/45  714/726  714/39).ccls.	7950



# **Search History**

# DATE: Monday, September 27, 2004 Printable Copy Create Case


Set Name Query side by side	<u>Hit</u> <u>Count</u>	Se Nar rest se
DB=PGPB, $USPT$ , $USOC$ ; $PLUR=YES$ ; $OP=OR$		
<u>L7</u> 714/47,30,25,45,726,39;710/100,52;712/33,35;717/128,129;713/502;345/10,700,c	cls. 7950	L
$DB=EPAB,JPAB,DWPI,TDBD;\ PLUR=YES;\ OP=OR$		
<u>L6</u> L5	0	<u>L</u> (
DB=PGPB, $USPT$ , $USOC$ ; $PLUR=YES$ ; $OP=OR$		
<u>L5</u> 12 or L4	54	<u>L:</u>
<u>L4</u> L3 same (compar\$3 near10 monitor\$3)	36	L
<u>L3</u> generat\$3 same trigger same output same condition	11207	<u>L:</u>
L2 compar\$3 same (trigger adj1 condition) same bus	20	L2
L1 compar\$3 near5 (trigger adj1 condition) near10 bus	2	<u>L</u> ;

#### Search Results -

Terms	Documents
L5 and L7	9

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins


Search:




# **Search History**

# DATE: Monday, September 27, 2004 Printable Copy Create Case

Set Name Query	Hit Se Nar	
side by	Count resi	
side	se <sup>-</sup>	
DB=PGPB, $USPT$ , $USOC$ ; $PLUR=YES$ ; $OP=OR$		
<u>L8</u> 15 and L7	9 <u>L</u> {	
<u>L7</u> 714/47,30,25,45,726,39;710/100,52;712/33,35;717/128,129;713/502;345/	10,700.ccls. 7950 <u>L.</u>	
$DB=EPAB,JPAB,DWPI,TDBD;\ PLUR=YES;\ OP=OR$		
<u>L6</u> L5	0 <u>L</u> (	
DB=PGPB, $USPT$ , $USOC$ ; $PLUR=YES$ ; $OP=OR$		
<u>L5</u> 12 or L4	54 <u>L'</u>	
<u>L4</u> L3 same (compar\$3 near10 monitor\$3)	36 <u>L</u> <sup>2</sup>	
<u>L3</u> generat\$3 same trigger same output same condition	11207 <u>L.</u>	
<u>L2</u> compar\$3 same (trigger adj1 condition) same bus	20 <u>L.</u>	
<u>L1</u> compar\$3 near5 (trigger adj1 condition) near10 bus	2 L:	







IEEE HOME   SEARCH	IEEE   SHOP   WEB ACCOUNT   CONTACT IEEE
Membership Publica	Welcome United States Patent and Trademark Office
Help FAQ Terms IEEE	Peer Review Quick Links >> Se.
Welcome to IEEE Xplore*	
O- Home O- What Can I Access? O- Log-out	Your search matched <b>8</b> of <b>1074479</b> documents.  A maximum of <b>500</b> results are displayed, <b>15</b> to a page, sorted by <b>Relevance Descending</b> order.
Tables of Contents	Refine This Search:
O- Journals & Magazines	You may refine your search by editing the current search expression or enterinew one in the text box.  generat* and trigger and condition and compar*  Search
O- Conference Proceedings	☐ Check to search within this result set
O- Standards	Results Key:
Search	JNL = Journal or Magazine CNF = Conference STD = Standard
O- By Author O- Basic O- Advanced  Member Services	1 Streamer current in a three-electrode system  Akyuz, M.; Gao, L.; Cooray, V.; Larsson, A.;  Dielectrics and Electrical Insulation, IEEE Transactions on [see also Electrical Insulation, IEEE Transactions on], Volume: 8, Issue: 4, Aug. 2001  Pages: 665 - 672
O- Join IEEE O- Establish IEEE Web Account	[Abstract] [PDF Full-Text (728 KB)] IEEE JNL
O- Access the IEEE Member Digital Library	2 Charge carrier avalanche multiplication in high-voltage diodes trigg by ionizing radiation Soelkner, G.; Voss, P.; Kaindl, W.; Wachutka, G.; Maier, K.H.; Becker, HW.
lata Enterprise	Nuclear Science, IEEE Transactions on , Volume: 47 , Issue: 6 , Dec. 2000 Pages: 2365 - 2372
O- Access the IEEE Enterprise File Cabinet	[Abstract] [PDF Full-Text (201 KB)] IEEE JNL
Print Format	The breakdown fields and risetimes of select gases under the condition of fast charging (/spl sim/ 20 ns and less) and high pressures (20-10 atmospheres)  Carboni, V.; Lackner, H.; Giri, D.; Lehr, J.;  Pulsed Power Plasma Science, 2001. PPPS-2001. Digest of Technical  Papers, Volume: 1, 17-22 June 2001.

[PDF Full-Text (487 KB)] **IEEE CNF** 

Pages:482 - 486 vol.1

4 The influence of electron density on the formation of streamers in electrical discharges triggered with ultrashort laser pulses La Fontaine, B.; Vidal, F.; Comtois, D.; Ching-Yuan Chien; Desparois, A.; Joh T.W.; Kieffer, J.-C.; Mercure, H.P.; Pepin, H.; Rizk, F.A.M.;

Plasma Science, IEEE Transactions on , Volume: 27 , Issue: 3 , June 1999 Pages: 688 - 700

[Abstract] [PDF Full-Text (248 KB)] IEEE JNL

#### 5 Analysis of a passive superconducting fault current limiter

Cha, Y.S.; Zhongjin Yang; Turner, L.R.; Poeppel, R.B.;

Applied Superconductivity, IEEE Transactions on , Volume: 8 , Issue: 1 , Marc 1998

Pages: 20 - 25

[Abstract] [PDF Full-Text (188 KB)] IEEE JNL

# 6 Voltage pulse forming dynamics in a transmission line section empl photoconductive charging and discharging

Buck, J.A.; Kesler, M.P.;

Microwave Theory and Techniques, IEEE Transactions on , Volume: 42 , Issue 9 , Sept. 1994

Pages:1632 - 1637

[Abstract] [PDF Full-Text (504 KB)] IEEE JNL

#### 7 Dynamics of fibrin clot lysis under flow conditions by erythrocyte-lil tPA

Goel, M.S.; Murciano, J.-C.; Medinilla, S.; Yamamoto, A.; Cines, D.B.; Muzyk, V.R.; Diamond, S.L.;

[Engineering in Medicine and Biology, 2002. 24th Annual Conference and the Annual Fall Meeting of the Biomedical Engineering Society] EMBS/BMES Conference, 2002. Proceedings of the Second Joint , Volume: 1 , 2002 Pages: 520 vol.1

[Abstract] [PDF Full-Text (163 KB)] IEEE CNF

#### 8 The Atlas load protection switch

Davis, H.A.; Ballard, E.O.; Dorr, G.; Martinez, M.; Gribble, R.F.; Nielsen, K.E. Pierce, D.; Parsons, W.M.;

Pulsed Power Conference, 1999. Digest of Technical Papers. 12th IEEE

International , Volume: 2 , 27-30 June 1999

Pages:941 - 944 vol.2

[Abstract] [PDF Full-Text (420 KB)] IEEE CNF

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2004 IEEE --- All rights reserved

Page 1 of 2

Publications/Services Standards **Quick Links** Conferences Careers/Jobs Welcome

**United States Patent and Trademark Office** 

1 Million Users IEEE Xplore® Million Documents

**» ABSTRACT PLUS** 

FAQ Terms IEEE Peer Review

Welcome to IEEE Xplare

Search Results [PDF FULL-TEXT 420 KB]

PREV

DOWNLOAD CITATION

Request Permissions
RIGHTS LINKS

O What Can O Home I Access?

O Log-out

Tables of Contents

Journals
 & Magazines

O Conference Proceedings Standards

Search

O Basic O By Author

Advanced

Member Services

O Establish IEEE Y Join IEEE Web Account

O Access the IEEE Member Digital Library

Gale (animprise) IEEE Enterprise
File Cabinet Access the

The Atlas load protection switch

Davis, H.A. Ballard, E.O. Dorr, G. Martinez, M. Gribble, R.F. Nielsen, K.E. Pierce, D.

Parsons, W.M.

Los Alamos Nat. Lab., NM, USA;

Papers. 12th IEEE International This paper appears in: Pulsed Power Conference, 1999. Digest of Technical

Meeting Date: 06/27/1999 - 06/30/1999

Publication Date: 27-30 June 1999 Location: Monterey, CA USA

On page(s): 941 - 944 vol.2

Volume: 2

Reference Cited: 6

Number of Pages: 2 vol. 1529

Inspec Accession Number: 6537420

**Abstract**:

energized by 96, 240 kV Marx generators storing a total of 23 MJ. A key design requirement for Atlas is obtaining useful data for 95% of all loads installed on the heavy liner loads (m $\sim$ 45 gm) with a peak current of 27-32 MA delivered in 4  $\mu$ s, and is properties and hydrodynamics experiments under extreme **conditions**. Atlas will implode Atlas is a high-energy pulsed-power facility under development to study materials

۲

eee

be

C a

Print Format

substantially reduced. The design of the load protection switches and test results are short compared to the bank charge time, allowing current to flow to the load when the trigger pulse is applied. The time window of vulnerability for load damage is thus charge. Once the capacitors have reached full charge, the switches open on a time scale protection switches, short the load through a very low inductance path during system probability of a prefire damaging the load. These switches, referred to as the load presented incorporated a set of fast-acting mechanical switches in the Atlas design to reduce the load requiring expensive and time consuming replacement. Therefore, we have machine. Materials response calculations show current from a prefire can damage the

# Index Terms:

switches heavy liner loads implosion high-energy pulsed-power facility hydrodynamics very low inductance path experiments protection pulse generators 27 to 32 MA 4 mus 45 g materials properties Atlas load protection switch pulsed power supplies materials response calculations prefire current trigger pulse pulsed power switches Marx generators fast-acting mechanical 23 MJ 240 KV

# Documents that cite this document

There are no citing documents available in IEEE Xplore at this time

Search Results [PDF FULL-TEXT 420 KB] PREV DOWNLOAD CITATION

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top


Copyright © 2004 IEEE — All rights reserved

þ

be

က ဇ

be



# **Hit List**

Clear Generate Collection Print Fwd Refs Bkwd Refs
Generate OACS

Search Results - Record(s) 1 through 9 of 9 returned.

☐ 1. Document ID: US 20030120980 A1

Using default format because multiple data bases are involved.

L8: Entry 1 of 9

File: PGPB

Jun 26, 2003

PGPUB-DOCUMENT-NUMBER: 20030120980

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20030120980 A1

TITLE: System trace unit

PUBLICATION-DATE: June 26, 2003

INVENTOR-INFORMATION:

NAME

CITY

STATE

COUNTRY

RULE-47

Harris, Jeremy G.

Buckinghamshire

GB

US-CL-CURRENT: 714/45

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
*****************************												

L8: Entry 2 of 9

File: USPT

Sep 9, 2003

US-PAT-NO: 6618775

DOCUMENT-IDENTIFIER: US 6618775 B1

\*\* See image for Certificate of Correction \*\*

TITLE: DSP bus monitoring apparatus and method

Full Title Citation Front Review Classification Date Reference Contract Claims KWIC Draw. Dr

3. Document ID: US 6378092 B1

L8: Entry 3 of 9

File: USPT


Apr 23, 2002

US-PAT-NO: 6378092

DOCUMENT-IDENTIFIER: US 6378092 B1

TITLE: Integrated circuit testing


Jul 6, 1993



US-PAT-NO: 5964893

DOCUMENT-IDENTIFIER: US 5964893 A


TITLE: Data processing system for performing a trace function and method therefor



US-PAT-NO: 5581745

DOCUMENT-IDENTIFIER: US 5581745 A

 ${\tt TITLE:}$  Apparatus for suspending the bus cycle of a microprocessor by inserting wait states




File: USPT

US-PAT-NO: 5226153

L8: Entry 6 of 9

DOCUMENT-IDENTIFIER: US 5226153 A

TITLE: Bus monitor with time stamp means for independently capturing and correlating events



US-PAT-NO: 5210862

DOCUMENT-IDENTIFIER: US 5210862 A

TITLE: Bus monitor with selective capture of independently occuring events from multiple sources



n eb bgeeef eg ef be

□ 8. Document ID: US 5206948 A

L8: Entry 8 of 9 File: USPT Apr 27, 1993

US-PAT-NO: 5206948

DOCUMENT-IDENTIFIER: US 5206948 A

TITLE: Bus monitor with means for selectively capturing trigger conditions

Full Title Citation Front Review Classification Date Reference Claims KMC Drawa De

□ 9. Document ID: US 5142673 A

L8: Entry 9 of 9 File: USPT Aug 25, 1992

US-PAT-NO: 5142673

DOCUMENT-IDENTIFIER: US 5142673 A

TITLE: Bus monitor with dual port memory for storing selectable trigger patterns

Full Title Citation Front Review Classification Date Reference Cla

Display Format: - Change Format

Previous Page Next Page Go to Doc#

е

First Hit Fwd Refs

Previous Doc

Next Doc

Go to Doc#

Generate Collection

Print

L8: Entry 2 of 9

File: USPT

Sep 9, 2003

US-PAT-NO: 6618775

DOCUMENT-IDENTIFIER: US 6618775 B1

\*\* See image for Certificate of Correction \*\*

TITLE: DSP bus monitoring apparatus and method

DATE-ISSUED: September 9, 2003

INVENTOR-INFORMATION:

NAME

CITY

STATE

ZIP CODE

COUNTRY

Davis; Henry A.

Soquel

CA

ASSIGNEE-INFORMATION:

NAME

CITY STATE ZIP CODE

COUNTRY

TYPE CODE

Micron Technology, Inc.

Boise ID

02

APPL-NO: 09/ 638461 [PALM]
DATE FILED: August 14, 2000

#### PARENT-CASE:

CROSS-REFERENCE TO RELATED APPLICATION This application is a continuation of U.S. patent application Ser. No. 09/026,734 filed Feb. 20, 1998 entitled "DSP Bus Monitoring Apparatus And Method", abandoned. Pursuant to 35 U.S.C. .sctn.119(e), this application claims the priority benefit of provisional application No. 60/055,815 filed Aug. 15, 1997.

INT-CL: [07]  $\underline{G06}$   $\underline{F}$   $\underline{11/30}$ ,  $\underline{G06}$   $\underline{F}$   $\underline{13/00}$ 

US-CL-ISSUED: 710/100; 714/30, 714/45, 712/35 US-CL-CURRENT: 710/100; 712/35, 714/30, 714/45

FIELD-OF-SEARCH: 714/47, 714/30, 714/25, 714/40, 714/45, 714/39, 710/52, 710/100,

710/305, 712/33, 712/35, 717/128, 717/129, 713/502, 345/10, 345/700

PRIOR-ART-DISCLOSED:

#### U.S. PATENT DOCUMENTS

Search Selected	Search ALL	Clear

PAT-NO ISSUE-DATE

PATENTEE-NAME

US-CL

<u>5142673</u>

August 1992

DeAngelis et al.

395/575

5210862

May 1993

DeAngelis et al.

395/575

<u>5313618</u>

May 1994

Pawloski

395/500.49

	5325368	June 1994	James et al.	714/727
	5329471	July 1994	Swoboda et al.	395/500.44
	5355369	October 1994	Greenberger et al.	714/724
	5371551	December 1994	Logan et al.	348/571
	5375228	December 1994	Leary et al.	710/33
П	5463760	October 1995	Hamauchi	395/500.49
	5488688	January 1996	Gonzales et al.	710/34
	5513338	April 1996	Alexander et al.	395/500.49
	5530804	June 1996	Edgington et al.	710/30
	5535412	July 1996	Nadehara	711/110
	5539901	July 1996	Ramirez	395/500.49
П	5544311	August 1996	Harenberg et al.	714/40
	5546566	August 1996	Katsuta	395/500.49
	5560036	September 1996	Yoshida	395/500.44
	5561761	October 1996	Hicok et al.	714/30
	5566303	October 1996	Tashiro et al.	710/100
	5590354	December 1996	Klapproth et al.	714/30
	5610826	March 1997	Whetsel	364/487
	5621651	April 1997	Swoboda	395/500.44
	5623673	April 1997	Gephardt et al.	710/260
	5631910	May 1997	Nozuyama et al.	714/724
	5640542	June 1997	Whitsel et al.	395/500.49
	5671172	September 1997	Britton	365/45
	<u>5729678</u>	March 1998	Hunt et al.	395/183.19
	5812830	September 1998	Naasch-Shahry et al.	
	5908392	June 1999	Wilson et al.	600/509
	5960457	September 1999	Skrovan et al.	711/146
	5999163	December 1999	Ivers et al.	345/134
	6026503	February 2000	Gutgold et al.	

#### OTHER PUBLICATIONS

Duane R. Aadsen, Harold N. Scholz, and Yervant Zorian; Automated Bist for Regular Structures Embedded in Asic Devices: AT& T Technical Journal May/Jun. 1990; pp. 97-109.

D. Mukherjee, C. Njinda and M.A. Breuer, Synthesis of Optimal 1-Hot Coded On-Chip Controllers for BIST Hardware; IEEE International Conference on Computer-Aided Design; Nov. 1991; pp. 236-239.

IEEE Computer Society; IEEE Standard Test Access Port and Boundary-Scan Architecture; Oct. 1993.

Debaditya Mukherjee, Massoud Pedram, and Melvin Breuer, Merging Multiple FSM Controllers for DFT/BIST Hardware; IEEE/ACM International Conference on Computer-

Aided Design; Nov. 1993; pp. 720-725.

Vishvani D. Agrawal, Chih-Jen Lin, Paul W. Rutkowski, Shianling Wu, and Yervant Zorian; Built-in Self-Test for Digital Integrated Circuits; AT& T Technical Journal; Mar./Apr. 1994; pp. 30-39.

Sybille Hellebrand, Hans-Joachim Wunderlich; An Efficient Procedure for the Synthesis of Fast Self-Testable Controller Structures; IEEE/ACM International Conference on Computer-Aided Design; Nov. 1994; pp. 110-116.

Albrecht P. Stroele and Hans-Joachim Wunderlich; Test Register Insertion with Minimum Hardware Cost; IEEE/ACM International Conference on Computer-Aided Design; Nov. 1995; pp. 95-101.

Takeshi Ikenaga and Takeshi Ogura; A Distributed BIST Technique and Its Test Design Platform for VLSIs; IECE Trans. Electron; vol. E78-C, No. 11; Nov. 1995; pp. 1618-1623.

Miodrag Potkonjak, Sujit Dey, Kazutoshi Wakabayashi, Design-For-Debugging of Application Specific Designs; IEEE/ACM International Conference on Computer-Aided Design; Nov. 1995; pp. 295-301.

Dan Strassberg; BIST: Pie in the Sky No Longer; EDN; Sep. 1996; pp. 77-85. Karim Arabi, Bozena Kaminska and Janusz Rzeszut; BIST for D/A and A/D Converters; IEEE Computer Society; Winter 1996; pp. 49-49.

The Right Tools Do the Best Jobs; EDN; Jun., 1997; pp. S.cndot.10--S.cndot.21.

ART-UNIT: 2181

PRIMARY-EXAMINER: Ray; Gopal C.

ATTY-AGENT-FIRM: Gazdzinski & Associates

#### ABSTRACT:

A bus monitor is provided as a tool for developing, debugging and testing a system having an embedded processor. The bus monitor resides within the same chip or module as the processor, which allows connection to internal processor buses not accessible from external contacts. The monitor uses a separate circular buffer to continuously store, in real-time, data traces from each of one or more internal processor buses. Upon the occurrence of a trigger condition, storage stops and a trace is preserved. Trigger conditions can depend on events occurring on multiple buses and are downloaded via an interface from an external device. Data traces are uploaded via the interface to an external device for evaluation of processor operation.

13 Claims, 45 Drawing figures

Previous Doc Next Doc Go to Doc#